Author of the publication

A calibration-free time difference accumulator using two pulses propagating on a single buffer ring.

, , , and . A-SSCC, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mining sequential patterns including time intervals., , , and . Data Mining and Knowledge Discovery: Theory, Tools, and Technology, volume 4057 of SPIE Proceedings, page 213-220. SPIE, (2000)High-resolution measurement of magnetic field generated from cryptographic LSIs., , , , , and . SAS, page 111-114. IEEE, (2014)A Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion., , , and . VLSI-SoC, page 55-58. IEEE, (2018)All-digital PMOS and NMOS process variability monitor utilizing buffer ring with pulse counter., , , , and . ASP-DAC, page 79-80. IEEE, (2011)Experimental demonstration of stochastic comparators for fine resolution ADC without calibration., , , , and . ICECS, page 29-32. IEEE, (2016)Impact of All-Digital PLL on SoC Testing., , and . Asian Test Symposium, page 252-257. IEEE Computer Society, (2012)Timing-driven cell layout de-compaction for yield optimization by critical area minimization., , and . DATE, page 884-889. European Design and Automation Association, Leuven, Belgium, (2006)Cascaded Time Difference Amplifier with Differential Logic Delay Cell., , , , and . IEICE Trans. Electron., 94-C (4): 654-662 (2011)All-Digital On-Chip Monitor for PMOS and NMOS Process Variability Utilizing Buffer Ring with Pulse Counter., , , , and . IEICE Trans. Electron., 94-C (4): 487-494 (2011)Exact Minimum-Width Transistor Placement for Dual and Non-dual CMOS Cells., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (12): 3485-3491 (2005)