Author of the publication

Synthesis of system verilog assertions.

, , , and . DATE Designers' Forum, page 70-75. European Design and Automation Association, Leuven, Belgium, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A SAT Based Verification Framework for Wireless LAN Security Policy Management Supported by STRBAC Model., , , and . CNSA, volume 89 of Communications in Computer and Information Science, page 232-241. Springer, (2010)A static verification approach for architectural integration of mixed-signal integrated circuits., , , , and . Integr., 43 (1): 58-71 (2010)Instrumenting AMS assertion verification on commercial platforms., , , and . ACM Trans. Design Autom. Electr. Syst., 14 (2): 21:1-21:47 (2009)Model checking on timed-event structures., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (5): 601-611 (2000)Feature Indented Assertions for Analog and Mixed-Signal Validation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (11): 1928-1941 (2016)Counterexample Ranking Using Mined Invariants., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (12): 1978-1991 (2013)Utility of Pathmax in Partial Order Heuristic Search., , and . Inf. Process. Lett., 55 (6): 317-322 (1995)V_THR: An Adaptive Load Balancing Algorithm., , and . J. Parallel Distributed Comput., 42 (2): 101-108 (1997)Formal Interpretation of Assertion-Based Features on AMS Designs., and . IEEE Des. Test, 32 (1): 9-17 (2015)The Notion of Cross Coverage in AMS Design Verification., , , , , and . ASP-DAC, page 217-222. IEEE, (2020)