Author of the publication

Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems.

, , , and . ASAP, page 320-327. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Achieving Exascale Capabilities through Heterogeneous Computing., , , , , , , , , and . IEEE Micro, 35 (4): 26-36 (2015)Low-Power Multiple-Precision Iterative Floating-Point Multiplier with SIMD Support., , and . IEEE Trans. Computers, 58 (2): 175-187 (2009)High-Speed Multioperand Decimal Adders., and . IEEE Trans. Computers, 54 (8): 953-963 (2005)A Low-Power Multithreaded Processor for Software Defined Radio., , , , , and . VLSI Signal Processing, 43 (2-3): 143-159 (2006)Parallel saturating multioperand adders., , , and . CASES, page 172-179. ACM, (2000)Energy-efficient floating-point arithmetic for digital signal processors., , and . ACSCC, page 1823-1827. IEEE, (2011)FPGA Resource Reduction Through Truncated Multiplication., , and . FPL, volume 2147 of Lecture Notes in Computer Science, page 574-583. Springer, (2001)Optimal initial approximations for the Newton-Raphson division algorithm., , and . Computing, 53 (3-4): 233-242 (1994)CORDIC-based LMMSE equalizer for Software Defined Radio., , , , , , and . ICSAMOS, page 301-308. IEEE, (2010)Low-Cost Per-Core Voltage Domain Support for Power-Constrained High-Performance Processors., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (4): 747-758 (2014)