( en | de | ru )

 

Disambiguation of "Jankovic, Dragan"

Author of the publication

copydeleteadd this publication to your clipboard
Lower Bound Sifting for MDDs.

, , and . ISMVL, page 193-198. IEEE Computer Society, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Aleksandar Jankovic

Danilo Jankovic

Aleksandar Jankovic

Aleksandar Jankovic

Ivana Jankovic

 

Other publications of authors with the same name

Implementation Complexity of Algorithms for Optimization of Galois Field Expressions for Multiple-Valued Functions., , and . J. Multiple Valued Log. Soft Comput., 13 (4-6): 521-536 (2007)Construction of Recursive Algorithms for Polarity Matrices Calculation in Polynomial Logical Function Representation.. Acta Cybern., 14 (2): 263-283 (1999)Optimization of Polynomial Expressions by Using the Extended Dual Polarity., , and . IEEE Trans. Computers, 58 (12): 1710-1725 (2009)Health Care Domain Mobile Reminder for Taking Prescribed Medications., , and . ICT Innovations, volume 665 of Advances in Intelligent Systems and Computing, page 173-181. Springer, (2016)Towards Improvement of the Study Programme Quality: Alumni Tracking Information System., and . ICT Innovations, volume 150 of Advances in Intelligent and Soft Computing, page 291-300. Springer, (2011)The Overview on Information System Acceptance in Serbian Primary Care - The Case of Regional Center., , , and . SQAMIA, volume 2217 of CEUR Workshop Proceedings, CEUR-WS.org, (2018)Reed-Muller-Fourier versus Galois Field Representations of Four-Valued Logic Functions., , and . ISMVL, page 186-191. IEEE Computer Society, (1998)Optimization of GF(4) Expressions Using the Extended Dual Polarity Property., , and . ISMVL, page 50-58. IEEE Computer Society, (2003)Minimization of Circuit Design Using Permutation of Haar Wavelet Series., , and . Journal of Circuits, Systems, and Computers, 14 (3): 483-496 (2005)Tabular Techniques for MV Logic., , and . ACS, page 433-448. Springer, (2001)