Author of the publication

A media-oriented vector architectural extension with a high bandwidth cache system.

, , , , and . COOL Chips, page 1-3. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Adjacent-Line-Merging Writeback Scheme for STT-RAM-Based Last-Level Caches., , , , and . IEEE Trans. Multi Scale Comput. Syst., 4 (4): 593-604 (2018)A Capacity-Aware Thread Scheduling Method Combined with Cache Partitioning to Reduce Inter-Thread Cache Conflicts., , , and . IEICE Trans. Inf. Syst., 96-D (9): 2047-2054 (2013)Improving Quantum Annealing Performance on Embedded Problems., , , and . Supercomput. Front. Innov., 7 (4): 32-48 (2020)OpenCL-like offloading with metaprogramming for SX-Aurora TSUBASA., , , and . Parallel Comput., (2021)A middle-grain circuit partitioning strategy for 3-D integrated floating-point multipliers., , , , and . 3DIC, page 1-6. IEEE, (2011)Vertically integrated processor and memory module design for vector supercomputers., , , and . 3DIC, page 1-6. IEEE, (2013)Towards Conflict-Aware Workload Co-execution on SX-Aurora TSUBASA., , , , and . PDCAT, volume 13148 of Lecture Notes in Computer Science, page 163-174. Springer, (2021)Toward Building a Digital Twin of Job Scheduling and Power Management on an HPC System., , , and . JSSPP, volume 13592 of Lecture Notes in Computer Science, page 47-67. Springer, (2022)Scaling Up Of Wave Pipelines., , , and . VLSI Design, page 439-445. IEEE Computer Society, (2001)Cache partitioning strategies for 3-D stacked vector processors., , , and . 3DIC, page 1-6. IEEE, (2010)