Author of the publication

A LTE RX front-end with digitally programmable multi-band blocker cancellation in 28nm CMOS.

, , , and . CICC, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Controllable decoding for automated analog circuit structure design., , and . Soft Comput., 8 (5): 344-353 (2004)A DC-to-1GHz tunable RF ΔΣ ADC achieving DR = 74dB and BW = 150MHz at f0 = 450MHz using 550mW., , , , , , , and . ISSCC, page 150-152. IEEE, (2012)Advances in high-speed continuous-time delta-sigma modulators., , , , and . CICC, page 1-8. IEEE, (2014)16.6 An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter., , , , , , , , , and 5 other author(s). ISSCC, page 260-262. IEEE, (2020)A 9-GS/s 1.125-GHz BW Oversampling Continuous-Time Pipeline ADC Achieving -164-dBFS/Hz NSD., , , , , , , , and . IEEE J. Solid State Circuits, 52 (12): 3219-3234 (2017)Analog circuit synthesis by superimposing of sub-circuits., and . ISCAS (5), page 427-430. IEEE, (2001)A 100mW 10MHz-BW CT ΔΣ Modulator with 87dB DR and 91dBc IMD., , , , , , and . ISSCC, page 498-499. IEEE, (2008)Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMOS., , , , , , , , , and . CICC, page 1-4. IEEE, (2017)15.5 A 930mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28nm CMOS., , , , , , , , , and . ISSCC, page 278-279. IEEE, (2016)Measurement System for Switching Current Distribution in Intrinsic Josephson Junctions., , , , and . IEICE Trans. Electron., 90-C (3): 605-606 (2007)