( en | de | ru )

 

Disambiguation of "Ohmaru, Takuro"

Author of the publication

copydeleteadd this publication to your clipboard
A 25 3 μW at 60 fps 240 × 160 Pixel Vision Sensor for Motion Capturing With In-Pixel Nonvolatile Analog Memory Using CAAC-IGZO FET.

, , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 51 (9): 2168-2179 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takuro Yoshida

Takuro Ito

Takuro Ideguchi

 

Other publications of authors with the same name

A 32-bit CPU with zero standby power and 1.5-clock sleep/2.5-clock wake-up achieved by utilizing a 180-nm C-axis aligned crystalline In-Ga-Zn oxide transistor., , , , , , , , , and 8 other author(s). VLSIC, page 1-2. IEEE, (2014)Embedded SRAM and Cortex-M0 core with backup circuits using a 60-nm crystalline oxide semiconductor for power gating., , , , , , , , , and 14 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2014)6.5 25.3μW at 60fps 240×160-pixel vision sensor for motion capturing with in-pixel non-volatile analog memory using crystalline oxide semiconductor FET., , , , , , , , , and 4 other author(s). ISSCC, page 1-3. IEEE, (2015)A 25 3 μW at 60 fps 240 × 160 Pixel Vision Sensor for Motion Capturing With In-Pixel Nonvolatile Analog Memory Using CAAC-IGZO FET., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 51 (9): 2168-2179 (2016)Processor with 4.9-μs break-even time in power gating using crystalline In-Ga-Zn-oxide transistor., , , , , , , , , and 4 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2013)