Author of the publication

A 0.35V 1.3pJ/cycle 20MHz 8-bit 8-tap FIR core based on wide-pulsed-latch pipelines.

, , , , and . A-SSCC, page 129-132. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

TICA: Timing Slack Inference and Clock Frequency Adaption Technique for a Deeply Pipelined Near-Threshold-Voltage Bitcoin Mining Core., , , , , , and . IEEE J. Solid State Circuits, 59 (2): 605-615 (February 2024)High performance parallel turbo decoder with configurable interleaving network for LTE application., , , , and . Integr., (2016)Online Evaluation of Surface Hardness for Aluminum Alloy in LSP Using Modal Acoustic Emission., , , , , and . IEEE Trans. Instrum. Meas., (2022)Resource-saving compile flow for coarse-grained reconfigurable architectures., , , , and . ReConFig, page 1-8. IEEE, (2015)A Metastability Inference and Avoidance Technique for Near-Threshold-Voltage Network-on-Chip., , , , and . ISCAS, page 1-5. IEEE, (2023)A static-placement, dynamic-issue framework for CGRA loop accelerator., , , , and . DATE, page 1348-1353. IEEE, (2017)25.8 A Near- Threshold-Voltage Network-on-Chip with a Metastability Error Detection and Correction Technique for Supporting a Quad-Voltage/Frequency-Domain Ultra-Low-Power System-on-a-Chip., , , , , and . ISSCC, page 394-396. IEEE, (2020)A New Approximate Multiplier Design for Digital Signal Processing., , , , , and . ASICON, page 1-4. IEEE, (2019)A 230mV 8-bit sub-threshold microprocessor for wireless sensor network., , , and . VLSI-SoC, page 126-129. IEEE, (2011)A Dual-rail Based Dynamic Voltage and Frequency Scaling for Wide-Voltage-Range Processor., and . ASICON, page 1-4. IEEE, (2021)