Author of the publication

Static test compaction for synchronous sequential circuits based on vector restoration.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (7): 1040-1049 (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Dynamic Power Management Algorithm for Sporadic Tasks in Real-Time Embedded Systems., , , and . Trustcom/BigDataSE/ISPA, page 2073-2078. IEEE, (2016)Scan based speed-path debug for a microprocessor., , , , , , and . European Test Symposium, page 207-212. IEEE Computer Society, (2010)PROPTEST: a property-based test generator for synchronous sequential circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (8): 1080-1091 (2003)Efficient Cell-Aware Defect Characterization for Multi-bit Cells., , , and . ITC-Asia, page 7-12. IEEE, (2018)At-Speed Scan Test Method for the Timing Optimization and Calibration., , and . Asian Test Symposium, page 430-433. IEEE Computer Society, (2009)On Improving a Fault Simulation Based Test Generator for Synchronous Sequential Circuits., , and . Asian Test Symposium, page 82-. IEEE Computer Society, (2001)Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction., , and . DAC, page 653-659. ACM Press, (1999)Accurate Modeling Method for Generalized Tool Swept Volume in 5-axis NC Machining Simulation., , , and . J. Softw., 6 (10): 2056-2063 (2011)Data cleansing for energy-saving: a case of Cyber-Physical Machine Tools health monitoring system., , , , and . Int. J. Prod. Res., 56 (1-2): 1000-1015 (2018)Diagnosis and Layout Aware (DLA) Scan Chain Stitching., , , , , , , , , and 5 other author(s). IEEE Trans. Very Large Scale Integr. Syst., 23 (3): 466-479 (2015)