Author of the publication

Trigeneous Platforms for Energy Efficient Computing of HPC Applications.

, , , , and . HiPC, page 264-274. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core., , , , and . IEEE Comput. Archit. Lett., 14 (2): 160-163 (2015)Memory Controller for Vector Processor., , , , and . J. Signal Process. Syst., 90 (11): 1533-1549 (2018)Hybrid Transactional Memory with Pessimistic Concurrency Control., , , , , , , and . Int. J. Parallel Program., 39 (3): 375-396 (2011)Improving the energy efficiency of hardware-assisted watchpoint systems., , , , and . DAC, page 54:1-54:6. ACM, (2013)System-level power estimation tool for embedded processor based platforms., , , , , and . RAPIDO, page 5:1-5:8. ACM, (2014)Architectural support for efficient message passing on shared memory multi-cores., , , and . J. Parallel Distributed Comput., (2016)RMS-TM: a comprehensive benchmark suite for transactional memory systems (abstracts only)., , , , , and . SIGMETRICS Perform. Evaluation Rev., 39 (3): 19 (2011)Power and Accuracy of Multi-Layer Perceptrons (MLPs) under Reduced-voltage FPGA BRAMs Operation., , and . CoRR, (2020)Efficient selective replication of critical code regions for SDC mitigation leveraging redundant multithreading., and . J. Supercomput., 77 (12): 14130-14160 (2021)ParaDIME: Parallel Distributed Infrastructure for Minimization of Energy for data centers., , , , , , , , , and 3 other author(s). Microprocess. Microsystems, 39 (8): 1174-1189 (2015)