( en | de | ru )

 

Disambiguation of "Nakata, Tsuneo"

Author of the publication

copydeleteadd this publication to your clipboard
Integrating UML into SoC Design Process.

, , , and . DATE, page 836-837. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tsuneo Usuki

Tsuneo Someya

 

Other publications of authors with the same name

Functional Verification of System on Chips-Practices, Issues and Challenges (Tutorial Abstract)., , , , and . ASP-DAC/VLSI Design, page 11-13. IEEE Computer Society, (2002)System-on-chip validation using UML and CWL., , , and . CODES+ISSS, page 92-97. ACM, (2004)Formal verification based on assume and guarantee approach - a case study (short paper)., , and . ASP-DAC, page 77-80. ACM, (2000)An Object-Oriented Design Process for System-on-Chip Using UML., , , , and . ISSS, page 249-254. ACM / IEEE Computer Society, (2002)System-on-Chip Verification Process Using UML., , , , , and . UML Satellite Activities, volume 3297 of Lecture Notes in Computer Science, page 138-149. Springer, (2004)Multi-event algorithms and protocols for fast and robust distributed mesh provisioning and restoration.. Bell Labs Tech. J., 7 (3): 23-39 (2003)Data Traffic Offloading and Rate Control for Vehicles Using Radio Environment, Network Load and Route Planning., , , , , and . PIMRC, page 1463-1468. IEEE, (2021)Forward model checking techniques oriented to buggy designs., and . ICCAD, page 400-404. IEEE Computer Society / ACM, (1997)Precise Location by Fingerprinting Road Segments with Variation of Wireless Reception., and . VTC Spring, page 1-5. IEEE, (2014)Dataflow Analysis for Resource Contention and Register Leakage Properties., , and . VLSI Design, page 418-423. IEEE Computer Society, (2000)