Author of the publication

Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks.

, , , , , , , , and . MICRO, page 54:1-54:12. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Aquabolt-XL HBM2-PIM, LPDDR5-PIM With In-Memory Processing, and AXDIMM With Acceleration Buffer., , , , , , , , , and 4 other author(s). IEEE Micro, 42 (3): 20-30 (2022)LADIO: Leakage-Aware Direct I/O for I/O-Intensive Workloads., , , , , and . IEEE Comput. Archit. Lett., 22 (2): 77-80 (July 2023)An 8.5-Gb/s/Pin 12-Gb LPDDR5 SDRAM With a Hybrid-Bank Architecture, Low Power, and Speed-Boosting Techniques., , , , , , , , , and 18 other author(s). IEEE J. Solid State Circuits, 56 (1): 212-224 (2021)Process, Temperature, and Supply-Noise Tolerant 45nm Dense Cache Arrays With Diffusion-Notch-Free (DNF) 6T SRAM Cells and Dynamic Multi-Vcc Circuits., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 44 (4): 1199-1208 (2009)Resilient High-Performance Processors with Spare RIBs., , and . IEEE Micro, 33 (4): 26-34 (2013)Decoupled Control and Data Processing for Approximate Near-Threshold Voltage Computing., , and . IEEE Micro, 35 (4): 70-78 (2015)Bit-Parallel Vector Composability for Neural Acceleration., , , , and . DAC, page 1-6. IEEE, (2020)Microarchitectural power modeling techniques for deep sub-micron microprocessors., , , , and . ISLPED, page 212-217. ACM, (2004)The microarchitecture of a low power register file., and . ISLPED, page 384-389. ACM, (2003)Memory scheduling towards high-throughput cooperative heterogeneous computing., , , and . PACT, page 331-342. ACM, (2014)