( en | de | ru )

 

Disambiguation of "Vrudhula, Sarma B. K."

Author of the publication

copydeleteadd this publication to your clipboard
Energy-efficient reconstruction of compressively sensed bioelectrical signals with stochastic computing circuits.

, , , , and . ICCD, page 443-446. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sarma Siahaan

Hassan Rahim B K

Gerhard K B Alberti

Nima Sarmadi

Srikrishna Sarma

 

Other publications of authors with the same name

Statistical waveform and current source based standard cell models for accurate timing analysis., and . DAC, page 227-230. ACM, (2008)Throughput optimal task allocation under thermal constraints for multi-core processors., , , and . DAC, page 776-781. ACM, (2009)A Unified Approach for Full Chip Statistical Timing and Leakage Analysis of Nanoscale Circuits Considering Intradie Process Variations., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (10): 1812-1825 (2008)Efficient Symbolic Algorithms for Computing the Minimum and Bounded Leakage States., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (12): 2820-2832 (2006)Identification of Threshold Functions and Synthesis of Threshold Networks., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (5): 665-677 (2011)Formal Verification Using Edge-Valued Binary Decision Diagrams., , and . IEEE Trans. Computers, 45 (2): 247-255 (1996)Fast and robust differential flipflops and their extension to multi-input threshold gates., , , and . ISCAS, page 822-825. IEEE, (2015)The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (2): 173-183 (2010)ALAMO: FPGA acceleration of deep learning algorithms with a modularized RTL compiler., , , , and . Integr., (2018)A Technique for Estimating Signal Activity in Logic Circuits., and . Integr. Comput. Aided Eng., 5 (2): 141-152 (1998)