( en | de | ru )

 

Disambiguation of "Tuuna, Sampo"

Author of the publication

copydeleteadd this publication to your clipboard
Skewing-based method for reduction of functional crosstalk and power supply noise caused by on-chip buses.

, , and . IET Comput. Digit. Tech., 6 (2): 114-124 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sampo Vesa

Leopold Sampöck

 

Other publications of authors with the same name

Modeling of On-Chip Bus Switching Current and Its Impact on Noise in Power Supply Grid., , , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (6): 766-770 (2008)Skewing-based method for reduction of functional crosstalk and power supply noise caused by on-chip buses., , and . IET Comput. Digit. Tech., 6 (2): 114-124 (2012)High-Performance Long NoC Link Using Delay-Insensitive Current-Mode Signaling., , , , and . VLSI Design, (2007)Analysis of Crosstalk and Process Variations Effects on On-Chip Interconnects., , , and . SoC, page 1-4. IEEE, (2006)Estimation of Crosstalk Noise for On-Chip Buses., and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 111-120. Springer, (2003)Analytical model for crosstalk and intersymbol interference in point-to-point buses., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (7): 1400-1410 (2006)Modeling of Energy Dissipation in RLC Current-Mode Signaling., , , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (6): 1146-1151 (2012)Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (12): 2265-2277 (2012)Boosting performance of self-timed delay-insensitive bit parallel on-chip interconnects., , , , , and . IET Circuits Devices Syst., 5 (6): 505-517 (2011)Analysis of Delay Variation in Encoded On-Chip Bus Signaling under Process Variation., , and . VLSI Design, page 228-234. IEEE Computer Society, (2008)