Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Latency-Tolerant Virtual Cluster Architecture for VLIW DSP.

P. Hsiao, T. Lin, C. Liu, and C. Jen. ISCAS, page 3506-3509. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wei Liu

Other publications of authors with the same name

A Compact DSP Core with Static Floating-Point Arithmetic.T. Lin, H. Lin, C. Chao, C. Liu, and C. Jen. VLSI Signal Processing, 42 (2): 127-138 (2006)Improving datapathutilization of programmable DSP with composite functional units.S. Ou, Y. Cho, T. Lin, and C. Liu. ISCAS, page 3438-3441. IEEE, (2008)An ultra-low voltage hearing aid chip using variable-latency design technique.K. Chang, S. Luo, C. Huang, C. Liu, Y. Chu, and S. Jou. ISCAS, page 2543-2546. IEEE, (2014)Pipelining technique for energy-aware datapaths.W. Huang, T. Lin, S. Ou, C. Liu, and C. Jen. ISCAS (2), page 1218-1221. IEEE, (2005)A 52mW 1200MIPS compact DSP for multi-core media SoC.S. Ou, T. Lin, C. Huang, Y. Kuo, C. Chao, C. Liu, and C. Jen. ASP-DAC, page 118-119. IEEE, (2006)What consumers see when time is running out: Consumers' browsing behaviors on online shopping websites when under time pressure.C. Liu, A. Hsieh, S. Lo, and Y. Hwang. Comput. Hum. Behav., (2017)Parallelizing Complex Streaming Applications on Distributed Scratchpad Memory Multicore Architecture.S. Chen, C. Hung, C. Chen, and C. Liu. Int. J. Parallel Program., 42 (6): 875-899 (2014)Design and Implementation of High-Speed and Energy-Efficient Variable-Latency Speculating Booth Multiplier (VLSBM).S. Chen, C. Liu, T. Wu, and A. Tsai. IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (10): 2631-2643 (2013)Phase sequence interchange scheme for suppressing transient cross regulation on the compensator controlled and non-compensator controlled single-inductor dual-output buck converter.C. Wu, B. Chen, W. Ko, C. Liu, and L. Chang-Chien. IET Circuits Devices Syst., 15 (7): 657-669 (2021)A Low Latency NN-Based Cyclic Jacobi EVD Processor for DOA Estimation in Radar System.C. Liu, J. Wu, and K. Huang. ISCAS, page 1-5. IEEE, (2020)

BibSonomy

Disambiguation of "Liu, Chih-Wei"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Latency-Tolerant Virtual Cluster Architecture for VLIW DSP.

Please choose a person to relate this publication to

Wei Liu

Wei Liu

Wei Liu

Wei Liu

Wei Liu

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Liu, Chih-Wei"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Latency-Tolerant Virtual Cluster Architecture for VLIW DSP.

Please choose a person to relate this publication to

Wei Liu

Wei Liu

Wei Liu

Wei Liu

Wei Liu

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Latency-Tolerant Virtual Cluster Architecture for VLIW DSP.