( en | de | ru )

 

Disambiguation of "Chen, Chung-Ho"

Author of the publication

copydeleteadd this publication to your clipboard
A processor shield for software-based on-line self-test.

, and . APCCAS, page 149-152. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chung-Ho Kim

Ho-Gun Chung

Ho Ryun Chung

Chung-Ho Lee

Hui-Chung Ho

 

Other publications of authors with the same name

Economic design of variable sampling intervals T2 control charts using genetic algorithms., , and . Expert Syst. Appl., 30 (2): 233-242 (2006)Reduction of Frame Memory Accesses and Motion Estimation Computations in MPEG Video Encoder., and . ICCCN, page 817-820. IEEE, (2007)Processor shield for L1 data cache software-based on-line self-testing., and . ASP-DAC, page 420-425. IEEE, (2017)A low cost, low power, high scalability and dependability processor-cluster platform., , , , and . SIES, page 95-98. IEEE, (2011)Determining the optimum process mean based on quadratic quality loss function and rectifying inspection plan., and . Eur. J. Oper. Res., 182 (2): 755-763 (2007)Power-efficient and scalable load/store queue design via address compression., , and . SAC, page 1523-1527. ACM, (2008)Proteus: A reconfigurable computational network for computer vision., , , , , , , , , and 8 other author(s). Mach. Vis. Appl., 8 (2): 85-100 (1995)Tile-based GPU optimizations through ESL full system simulation., , and . ISCAS, page 1327-1330. IEEE, (2012)An Efficient Pipeline Architecture for Deblocking Filter in H.264/AVC., and . IEICE Trans. Inf. Syst., 90-D (1): 99-107 (2007)A System-Level Network Virtual Platform for IPsec Processor Development., and . IEICE Trans. Inf. Syst., 96-D (5): 1095-1104 (2013)