Author of the publication

28nm high- metal-gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor.

, , , , , , , , , , , , , , , , , , and . ISSCC, page 154-155. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

28nm high- metal-gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor., , , , , , , , , and 9 other author(s). ISSCC, page 154-155. IEEE, (2013)Reverse Engineering Genetic Networks with Time-Delayed S-System Model and Pearson Correlation Coefficient., , and . ICONIP (2), volume 8227 of Lecture Notes in Computer Science, page 624-631. Springer, (2013)Incorporating time-delays in S-System model for reverse engineering genetic networks., , and . BMC Bioinform., (2013)On the Analysis of Reversible Booth's Multiplier., , and . VLSID, page 170-175. IEEE Computer Society, (2015)Minimization of CTS of k-CNOT Circuits for SSF and MSF Model., , and . DFT, page 290-298. IEEE Computer Society, (2008)On the Analysis of Time-Delayed Interactions in Genetic Network Using S-System Model., , and . ICONIP (2), volume 8227 of Lecture Notes in Computer Science, page 616-623. Springer, (2013)On the Reconstruction of Genetic Network from Partial Microarray Data., , and . ICONIP (1), volume 7663 of Lecture Notes in Computer Science, page 689-696. Springer, (2012)An improved memetic approach for protein structure prediction incorporating maximal hydrophobic core estimation concept., , and . Knowl. Based Syst., (2021)Optimized Logarithmic Barrel Shifter in Reversible Logic Synthesis., and . VLSID, page 441-446. IEEE Computer Society, (2015)A New Approach to Synthesize Multiple-Output Functions Using Reversible Programmable Logic Array., , and . VLSI Design, page 311-316. IEEE Computer Society, (2006)