( en | de | ru )

 

Disambiguation of "Kim, Chulwoo"

Author of the publication

copydeleteadd this publication to your clipboard
29.5 12Gb/s over four balanced lines utilizing NRZ braid clock signaling with 100% data payload and spread transition scheme for 8K UHD intra-panel interfaces.

, , , , , , and . ISSCC, page 490-491. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ky ng Kim

Die Artikelstruktur in passiven zweisprachigen Wörterbüchern Deutsch-Koreanisch: Konzeption zur Erstellung eines zweisprachigen Lernerwörterbuchs Deutsch-Koreanisch. Uni Heidelberg, (2008)

Kison Kim

Wonchan Kim

Kim Kressel

Sunghun Kim

 

Other publications of authors with the same name

An on-chip soft-start technique of current-mode DC-DC converter for biomedical applications., , , and . APCCAS, page 500-503. IEEE, (2010)A 7ps-Jitter 0.053mm2 Fast-Lock ADDLL with Wide-Range and High-Resolution All-Digital DCC., , , , , and . ISSCC, page 184-595. IEEE, (2007)A 32 Gb/s Rx only equalization transceiver with 1-tap speculative FIR and 2-tap direct IIR DFE., , , and . VLSI Circuits, page 1-2. IEEE, (2016)A 7.5Gb/s referenceless transceiver for UHDTV with adaptive equalization and bandwidth scanning technique in 0.13µm CMOS process., , , , and . ASP-DAC, page 89-90. IEEE, (2013)3-Gb/s High-Speed True Random Number Generator Using Common-Mode Operating Comparator and Sampling Uncertainty of D Flip-Flop., , , and . IEEE J. Solid State Circuits, 52 (2): 605-610 (2017)Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based Comparator With Application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC., , , , , , , , and . IEEE J. Solid State Circuits, 52 (4): 1077-1090 (2017)Low Power Cache with Successive Tag Comparison Algorithm., , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 599-606. Springer, (2003)A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time., , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (10): 1461-1469 (2009)Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces., and . IEEE Trans. Very Large Scale Integr. Syst., 22 (4): 701-711 (2014)An 11.2-Gb/s LVDS Receiver With a Wide Input Range Comparator., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (10): 2156-2163 (2014)