Author of the publication

FIR Filter Design via Extended Optimal Factoring.

, and . IEEE Trans. Signal Process., 64 (4): 1061-1075 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Programmable 25-MHz to 6-GHz Kvco Compensation., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (5): 865-876 (2009)A 400-MHz processor for the conversion of rectangular to polar coordinates in 0.25-μm CMOS., , and . IEEE J. Solid State Circuits, 38 (10): 1771-1775 (2003)A 300-MHz quadrature direct digital synthesizer/mixer in 0.25-μm CMOS., , and . IEEE J. Solid State Circuits, 38 (6): 875-887 (2003)The use of reduced two's-complement representation in low-power DSP design., , , and . ISCAS (1), page 77-80. IEEE, (2002)Local stability analysis and hardware realization of an eigenvector tracking algorithm., and . ISCAS (2), page 269-272. IEEE, (2001)A CMOS pipelined carry-save array using true single-phase single-transistor-latch clocking., , and . ISCAS (1), page 298-301. IEEE, (1999)A high-speed and high-accuracy interpolator for digital modems., and . ICECS, page 1155-1158. IEEE, (2008)A flexible decoder IC for WiMAX QC-LDPC codes., and . CICC, page 527-530. IEEE, (2008)The design of low-complexity in linear-phase FIR filter banks using powers-of-two coefficients with an application to subband image coding., , and . IEEE Trans. Circuits Syst. Video Techn., 1 (4): 318-324 (1991)Bit-level arithmetic optimization for carry-save additions., , and . ICCAD, page 14-19. IEEE Computer Society, (1999)