( en | de | ru )

 

Disambiguation of "Yalamanchili, Sudhakar"

Author of the publication

copydeleteadd this publication to your clipboard
Using rapid prototyping in computer architecture design laboratories.

, , , and . WCAE@HPCA, page 4. ACM, (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudhakar Peddireddi

Padhmanand Sudhakar

Sudhakar Motiram Chaudhari

Yamini Sudhakar Avadhut

 

Other publications of authors with the same name

A Family of Fault-Tolerant Routing Protocols for Direct Multiprocessor Networks., and . IEEE Trans. Parallel Distributed Syst., 6 (5): 482-497 (1995)Understanding Energy Aspects of Processing-near-Memory for HPC Workloads., , , and . MEMSYS, page 276-282. ACM, (2015)Near Data Processing: Impact and Optimization of 3D Memory System Architecture on the Uncore., , and . MEMSYS, page 11-21. ACM, (2015)Parallel image normalization on a mesh connected array processor., , and . Pattern Recognit., 20 (1): 115-124 (1987)Formulation of parallel image processing tasks., and . Pattern Recognit. Lett., 2 (4): 261-270 (1984)A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective., , , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (5): 809-817 (2011)Using rapid prototyping in computer architecture design laboratories., , , and . WCAE@HPCA, page 4. ACM, (1996)NeuroTrainer: An Intelligent Memory Module for Deep Learning Training., , , and . CoRR, (2017)Efficiently Solving Partial Differential Equations in a Partially Reconfigurable Specialized Hardware., , , , and . IEEE Trans. Computers, 70 (4): 524-538 (2021)Dynamically Configurable Message Flow Control for Fault-Tolerant Routing., , and . IEEE Trans. Parallel Distributed Syst., 10 (1): 7-22 (1999)