Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ASSURE: RTL Locking Against an Untrusted Foundry., , , , and . CoRR, (2020)ASSURE: RTL Locking Against an Untrusted Foundry., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (7): 1306-1318 (2021)Automatic Generation of Heterogeneous SoC Architectures With Secure Communications., , and . IEEE Embed. Syst. Lett., 13 (2): 61-64 (2021)Platform-Aware FPGA System Architecture Generation based on MLIR., and . CoRR, (2023)Combined architecture and hardening techniques exploration for reliable embedded system design., , and . ACM Great Lakes Symposium on VLSI, page 301-306. ACM, (2011)SMASH: A heuristic methodology for designing partially reconfigurable MPSoCs., , , , and . RSP, page 102-108. IEEE, (2013)Ant colony optimization for mapping and scheduling in heterogeneous multiprocessor systems., , , , and . ICSAMOS, page 142-149. IEEE, (2008)Handling large data sets for high-performance embedded applications in heterogeneous systems-on-chip., , , , and . CASES, page 3:1-3:10. ACM, (2016)D-RECS: A complete methodology to implement Self Dynamic Reconfigurable FPGA-based systems., , , , and . ReCoSoC, page 1-6. IEEE, (2013)TaBit: A framework for task graph to bitstream generation., , , , , and . ICSAMOS, page 201-208. IEEE, (2012)