( en | de | ru )

 

Disambiguation of "Gratz, Paul V."

Author of the publication

copydeleteadd this publication to your clipboard
Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and Memory.

, , , and . ACM Trans. Design Autom. Electr. Syst., 21 (4): 69:1-69:25 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

V Saile

V Geoffroy

Klaus Gratz

Thomas Grätz

Hartmut Grätz

 

Other publications of authors with the same name

ARI: Adaptive LLC-memory traffic management., , , and . ACM Trans. Archit. Code Optim., 10 (4): 46:1-46:19 (2013)GenMatcher: A Generic Clustering-Based Arbitrary Matching Framework., , , and . ACM Trans. Archit. Code Optim., 15 (4): 51:1-51:22 (2019)Hardware Trojan Threats to Cache Coherence in Modern 2.5D Chiplet Systems., , , , and . CoRR, (2022)A Characterization of the Effects of Software Instruction Prefetching on an Aggressive Front-end., , , , and . ISPASS, page 61-70. IEEE, (2023)Stochastic Pre-Classification for Software Defined Firewalls., , , and . ICCCN, page 1-8. IEEE, (2013)DRAIN: Deadlock Removal for Arbitrary Irregular Networks., , , , , and . HPCA, page 447-460. IEEE, (2020)SLAP-CC: Set-Level Adaptive Prefetching for Compressed Caches., , and . ICCD, page 50-58. IEEE, (2022)Guest Editorial: Emerging Technologies and Architectures for Manycore Computing Part 1: Hardware Techniques., , and . IEEE Trans. Multi Scale Comput. Syst., 4 (2): 97-98 (2018)MTB-Fetch: Multithreading Aware Hardware Prefetching for Chip Multiprocessors., , and . IEEE Comput. Archit. Lett., 17 (2): 175-178 (2018)Last-Level Cache Insertion and Promotion Policy in the Presence of Aggressive Prefetching., , and . IEEE Comput. Archit. Lett., 22 (1): 17-20 (January 2023)