Author of the publication

A CAD Methodology and Tool for the Characterization of Wide On-Chip Buses.

, , , , and . DATE, page 144-149. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Electrical-thermal co-analysis for power delivery networks in 3D system integration., , , , , , and . 3DIC, page 1-4. IEEE, (2009)Single-chip 4×500-MBd CMOS transceiver., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 31 (12): 2004-2014 (1996)Electrical characteristics of interconnections for high-performance systems.. Proc. IEEE, 86 (2): 315-357 (1998)Prediction and Comparison of High-Performance On-Chip Global Interconnection., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (7): 1154-1166 (2011)Low power passive equalizer optimization using tritonic step response., , , , , , , and . DAC, page 570-573. ACM, (2008)High-Speed Signal Propagation on Lossy Transmission Lines., , , , , , , , , and 3 other author(s). IBM J. Res. Dev., 34 (4): 601-615 (1990)Performance limits of electrical cables for intrasystem communication., , , , , , and . IBM J. Res. Dev., 38 (6): 659-672 (1994)Electrical characterization and performance limits of a flexible cable., , , , , , and . IBM J. Res. Dev., 37 (1): 22-38 (1993)A comprehensive 2-D inductance modeling approach for VLSI interconnects: frequency-dependent extraction and compact circuit model synthesis., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 10 (6): 695-711 (2002)On-chip wiring design challenges for gigahertz operation., , , , , , , and . Proc. IEEE, 89 (4): 529-555 (2001)