( en | de | ru )

 

Disambiguation of "Aluru, Narayan R."

Author of the publication

copydeleteadd this publication to your clipboard
Algorithms in FastStokes and Its Application to Micromachined Device Simulation.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (2): 248-257 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rishikesh Narayan

Narayan Subramanian

Narayan Sircar

Narayan Datar

Nitesh Narayan

 

Other publications of authors with the same name

Algorithms for Coupled Domain MEMS Simulation., and . DAC, page 686-690. ACM Press, (1997)Improved statistical models for limited datasets in uncertainty quantification using stochastic collocation., and . J. Comput. Phys., (2013)A Parallel Precorrected FFT Based Capacitance Extraction Program for Signal Integrity Analysis., , and . DAC, page 363-366. ACM Press, (1996)Mixed-Domain and Reduced-Order Modeling of Electroosmotic Transport in Bio-MEMS., and . BMAS, page 51-56. IEEE Computer Society, (2000)Physical And Reduced-Order Dynamic Analysis of MEMS., and . ICCAD, page 270-274. IEEE Computer Society / ACM, (2003)A Methodology for Parallelizing PDE Solvers: Application to Semiconductor Device Simulation., , , , , and . PPSC, page 239-240. SIAM, (1995)A stochastic Lagrangian approach for geometrical uncertainties in electrostatics., and . J. Comput. Phys., 226 (1): 156-179 (2007)A domain adaptive stochastic collocation approach for analysis of MEMS under uncertainties., and . J. Comput. Phys., 228 (20): 7662-7688 (2009)Simulation of the hydrodynamic device model on distributed memory parallel computers., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (9): 1029-1047 (1996)Algorithms in FastStokes and Its Application to Micromachined Device Simulation., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (2): 248-257 (2006)