Author of the publication

Analog design for reuse - case study: very low-voltage sigma-delta modulator.

, , , and . DATE, page 353-360. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Platform for Placement of Analog Integrated Circuits Using Satisfiability Modulo Theories., , , , and . Journal of Circuits, Systems, and Computers, 25 (5): 1650047:1-1650047:31 (2016)Forward., , and . Comput. Ind. Eng., 48 (4): 679-680 (2005)Analog layout constraints resolution and shape function generation using Satisfiability Modulo Theories., , , , and . DTIS, page 1-6. IEEE, (2015)Direct Digital Frequency Synthesizer Modeling with a Re-configurable DAC Evaluation for Electrochemical Impedance Spectroscopy., , , and . IEEE SENSORS, page 1-4. IEEE, (2022)Digital ASIC Implementation of RISC-V: OpenLane and Commercial Approaches in Comparison., , , and . MWSCAS, page 498-502. IEEE, (2021)A simple model for on-chip microstrip transmission lines in millimeter wave circuits., , , , , and . ICM, page 121-124. IEEE, (2016)Analog Layout Placement Based on Unit Elements and Routing Channel Estimation., , , and . SMACD, page 29-32. IEEE, (2019)Analog design migration: An overview.. ICECS, page 992-995. IEEE, (2009)A programmable 8-bit, 10MHz BW, 6.8mW, 200MSample/sec, 70dB SNDR VCO-based ADC using SC feedback for VCO linearization., , and . ICECS, page 157-160. IEEE, (2013)Parameterized test patterns methodology for layout design rule checking verification., , , and . ICECS, page 588-591. IEEE, (2015)