( en | de | ru )

 

Disambiguation of "Calazans, Ney Laert Vilar"

Author of the publication

copydeleteadd this publication to your clipboard
A digitally controlled oscillator for fine-grained local clock generators in MPSoCs.

, , , , and . LASCAS, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Loreto Vilar

Ignazio Vilardi

Fabio Vilardi

Sisi Alexandra Vilardi

David Vilar Torres

 

Other publications of authors with the same name

Evaluating the scalability of test buses., , , , , and . ISSoC, page 1-6. IEEE, (2013)A Fine-Grain, Uniform, Energy-Efficient Delay Element for 2-Phase Bundled-Data Circuits., , , , and . ACM J. Emerg. Technol. Comput. Syst., 13 (2): 15:1-15:23 (2016)Static Differential NCL Gates: Toward Low Power., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (6): 563-567 (2015)A processor for IoT applications: An assessment of design space and trade-offs., , , , and . Microprocess. Microsystems, (2016)Requirements, Primitives and Models for Systems Specification., , and . SBCCI, page 323-330. IEEE Computer Society, (2002)Leveraging QDI Robustness to Simplify the Design of IoT Circuits., , , , and . ISCAS, page 1-5. IEEE, (2020)Analysis and Optimization of Programmable Delay Elements for 2-Phase Bundled-Data Circuits., , , , , and . VLSID, page 321-326. IEEE Computer Society, (2015)A path towards average-case silicon via asynchronous resilient bundled-data design., and . ECCTD, page 1-4. IEEE, (2015)BaBaNoC: An asynchronous network-on-chip described in Balsa., , , , and . RSP, page 37-43. IEEE, (2013)HeMPS - a Framework for NoC-based MPSoC Generation., , , and . ISCAS, page 1345-1348. IEEE, (2009)