Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

2.2 A +70dBm IIP3 single-ended electrical-balance duplexer in 0.18um SOI CMOS.

B. van Liempd, B. Hershberg, K. Raczkowski, S. Ariumi, U. Karthaus, K. Bink, and J. Craninckx. ISSCC, page 1-3. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

P Günther

P Kock

P Krebietke

P Gumbsch

P Schmitt

Other publications of authors with the same name

Asynchronous CLS for Zero Crossing based Circuits.H. Venkatram, B. Hershberg, and U. Moon. ICECS, page 1025-1028. IEEE, (2010)A multiplexer-based digital passive linear counter (PLINCO).S. Weaver, B. Hershberg, P. Hanumolu, and U. Moon. ICECS, page 607-610. IEEE, (2009)A 4-GS/s 10-ENOB 75-mW Ringamp ADC in 16-nm CMOS With Background Monitoring of Distortion.B. Hershberg, D. Dermit, B. van Liempd, E. Martens, N. Markulic, J. Lagos, and J. Craninckx. IEEE J. Solid State Circuits, 56 (8): 2360-2374 (2021)A 47.5MHz BW 4.7mW 67dB SNDR Ringamp Based Discrete-Time Delta Sigma ADC.L. Santana, E. Martens, J. Lagos, B. Hershberg, P. Wambacq, and J. Craninckx. ESSCIRC, page 207-210. IEEE, (2021)A 4.6K to 400K Functional PVT-Robust Ringamp-Based 250MS/s 12b Pipelined ADC with Pole-Aware Bias Calibration.K. Yamashita, B. Hershberg, K. Yoshioka, and H. Ishikuro. CICC, page 1-2. IEEE, (2023)The effect of correlated level shifting on noise performance in switched capacitor circuits.B. Hershberg, T. Musah, S. Weaver, and U. Moon. ISCAS, page 942-945. IEEE, (2012)Binary Access Memory: An optimized lookup table for successive approximation applications.B. Hershberg, S. Weaver, S. Takeuchi, K. Hamashita, and U. Moon. ISCAS, page 1620-1623. IEEE, (2011)A 9.2-12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter.K. Raczkowski, N. Markulic, B. Hershberg, and J. Craninckx. IEEE J. Solid State Circuits, 50 (5): 1203-1213 (2015)A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers.J. Lagos, B. Hershberg, E. Martens, P. Wambacq, and J. Craninckx. IEEE J. Solid State Circuits, 54 (3): 646-658 (2019)An electrical-balance duplexer for in-band full-duplex with <-85dBm in-band distortion at +10dBm TX-power.B. van Liempd, B. Hershberg, B. Debaillie, P. Wambacq, and J. Craninckx. ESSCIRC, page 176-179. IEEE, (2015)

BibSonomy

Disambiguation of "Hershberg, Benjamin P."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

2.2 A +70dBm IIP3 single-ended electrical-balance duplexer in 0.18um SOI CMOS.

Please choose a person to relate this publication to

P Günther

P Kock

P Krebietke

P Gumbsch

P Schmitt

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Hershberg, Benjamin P."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML 2.2 A +70dBm IIP3 single-ended electrical-balance duplexer in 0.18um SOI CMOS.

Please choose a person to relate this publication to

P Günther

P Kock

P Krebietke

P Gumbsch

P Schmitt

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

2.2 A +70dBm IIP3 single-ended electrical-balance duplexer in 0.18um SOI CMOS.