Author of the publication

A Novel Method for Soft Error Mitigation in FPGA Using Modified Matrix Code.

, , , , and . IEEE Embed. Syst. Lett., 8 (4): 65-68 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A brief experience on journey through hardware developments for image processing and its applications on Cryptography, , , , and . CoRR, (2012)Architecture for real time continuous sorting on large width data volume for fpga based applications, , and . CoRR, (2012)FPGA based High Speed Data Acquisition System for High Energy Physics Application., , , and . CoRR, (2015)Blockchain based secure smart city architecture using low resource IoTs., , , , and . Comput. Networks, (2021)Design and implementation of real time secured RS232 link for multiple FPGA communication., , and . ICCCS, page 391-396. ACM, (2011)Design and implementation of real time AES-128 on real time operating system for multiple FPGA communication, , , and . CoRR, (2012)Voltage Scaling for Partitioned Systolic Array in A Reconfigurable Platform., , , , , and . CoRR, (2021)Efficient dynamic priority based soft error mitigation techniques for configuration memory of FPGA hardware., , , , and . Microprocess. Microsystems, (2017)A novel AES-256 implementation on FPGA using co-processor based architecture., , , and . ICACCI, page 632-638. ACM, (2012)A New High Throughput and Area Efficient SHA-3 Implementation., , , and . ISCAS, page 1-5. IEEE, (2018)