( en | de | ru )

 

Disambiguation of "Bartzas, Alexandros"

Author of the publication

copydeleteadd this publication to your clipboard
Enabling run-time memory data transfer optimizations at the system level with automated extraction of embedded software metadata information.

, , , , , and . ASP-DAC, page 434-439. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexandros Theodoridis

Alexandros Doutsias

Alexandros Daponte

Alexandros Argirokastritis

Alexandros Gouvianakis

 

Other publications of authors with the same name

Systematic design flow for dynamic data management in visual texture decoder of MPEG-4., , , , , , and . ISCAS, IEEE, (2006)A Methodology for Efficient Use of OpenCL, ESL and FPGAs in Multi-core Architectures., and . Euro-Par Workshops, volume 7640 of Lecture Notes in Computer Science, page 507-517. Springer, (2012)Using Chaos Theory based workload analysis to perform Dynamic Frequency Scaling on MPSoCs., , and . J. Syst. Archit., 61 (1): 28-39 (2015)Dynamic Data Type Optimization and Memory Assignment Methodologies., , , , , and . PATMOS, volume 5953 of Lecture Notes in Computer Science, page 175-185. Springer, (2009)Runtime Tuning of Dynamic Memory Management For Mitigating Footprint-Fragmentation Variations., , , and . ARCS Workshops, VDE-Verlag, (2011)Placement of Linked Dynamic Data Structures over Heterogeneous Memories in Embedded Systems., , , , , and . ACM Trans. Embed. Comput. Syst., 14 (2): 37:1-37:30 (2015)Improving Dynamic Memory Allocation on Many-Core Embedded Systems With Distributed Shared Memory., , , and . IEEE Embed. Syst. Lett., 8 (3): 57-60 (2016)Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology., , and . Int. J. Reconfigurable Comput., (2008)System scenarios-based architecture level exploration of SDR application using a network-on-chip simulation framework., , , and . Microprocess. Microsystems, 37 (6-7): 544-553 (2013)Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms., , , , , , and . PATMOS, volume 5953 of Lecture Notes in Computer Science, page 165-174. Springer, (2009)