( en | de | ru )

 

Disambiguation of "Meier, Karlheinz"

Author of the publication

copydeleteadd this publication to your clipboard
On the Evolution of Analog Electronic Circuits Using Building Blocks on a CMOS FPTA

, , , , and . Genetic and Evolutionary Computation -- GECCO-2004, Part I, volume 3102 of Lecture Notes in Computer Science, page 1316--1327. Seattle, WA, USA, Springer-Verlag, (26-30 June 2004)
DOI: doi:10.1007/b98643

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Karlheinz Meier

Karlheinz Meier-Ewert

Karlheinz Meier-Ewert

Karlheinz Meier-Ewert

Karlheinz Meier-Ewert

 

Other publications of authors with the same name

Neuromorphic Hardware learns to learn., , , , and . CoRR, (2019)An accelerated analog neuromorphic hardware system emulating NMDA- and calcium-based non-linear dendrites., , , and . IJCNN, page 2217-2226. IEEE, (2017)Stochasticity from function - Why the Bayesian brain may need no noise., , , , , , , , and . Neural Networks, (2019)Versatile Emulation of Spiking Neural Networks on an Accelerated Neuromorphic Substrate., , , , , , , , , and 15 other author(s). ISCAS, page 1-5. IEEE, (2020)Modeling Synaptic Plasticity within Networks of Highly Accelerated I&F Neurons., , , and . ISCAS, page 3367-3370. IEEE, (2007)How to Simulate the Brain without a Computer.. BICA, volume 196 of Advances in Intelligent Systems and Computing, page 37. Springer, (2012)Demonstrating Advantages of Neuromorphic Computation: A Pilot Study., , , , , , , , , and 7 other author(s). CoRR, (2018)A Basic Phase Diagram of Neuronal Dynamics., , , , , , , , , and . Neural Comput., (2018)Structural plasticity on an accelerated analog neuromorphic hardware system., , , , , , and . Neural Networks, (2021)A self-calibrating single-chip CMOS camera with logarithmic response., , and . IEEE J. Solid State Circuits, 36 (4): 586-596 (2001)