Author of the publication

On meta-obfuscation of physical layouts to conceal design characteristics.

, , and . DFT, page 147-152. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A guide to graceful aging: How not to overindulge in post-silicon burn-in for enhancing reliability of weak PUF., , and . ISCAS, page 1-4. IEEE, (2017)Design of Robust, High-Entropy Strong PUFs via Weightless Neural Network., , , , , , and . J. Hardw. Syst. Secur., 3 (3): 235-249 (2019)Physical Design Obfuscation of Hardware: A Comprehensive Investigation of Device- and Logic-Level Techniques., , , , and . CoRR, (2019)An Efficient Method for Clock Skew Scheduling to Reduce Peak Current., , and . VLSID, page 505-510. IEEE Computer Society, (2016)On meta-obfuscation of physical layouts to conceal design characteristics., , and . DFT, page 147-152. IEEE Computer Society, (2016)Preventing integrated circuit piracy via custom encoding of hardware instruction set., , and . ISQED, page 234-241. IEEE, (2016)Defeating Strong PUF Modeling Attack via Adverse Selection of Challenge-Response Pairs., , , and . AsianHOST, page 25-30. IEEE, (2018)Peer pressure on identity: On requirements for disambiguating PUFs in noisy environment., , and . NATW, page 1-4. IEEE, (2017)On Enhancing Reliability of Weak PUFs via Intelligent Post-Silicon Accelerated Aging., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (3): 960-969 (2018)On pattern generation for maximizing IR drop., , , and . ISQED, page 731-737. IEEE, (2014)