Author of the publication

High-Performance Noninvasive Side-Channel Attack Resistant ECC Coprocessor for GF(2m ).

, , , , , and . IEEE Trans. Ind. Electron., 64 (1): 727-738 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A JTAG-based configuration circuit applied in SerDes chip., , and . ASICON, page 707-710. IEEE, (2011)Design and Implementation of a 2-level FSK Digital Modems Using CORDIC Algorithm., , , and . APCCAS, page 1753-1756. IEEE, (2006)Improving DFA on AES using all-fault ciphertexts., , , , , , and . ASICON, page 283-286. IEEE, (2017)An Enhancement of Crosstalk Avoidance Code Based on Fibonacci Numeral System for Through Silicon Vias., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (5): 1601-1610 (2017)Low Power High Performance FinFET Standard Cells Based on Mixed Back Biasing Technology., , , , , and . IEICE Trans. Electron., 99-C (8): 974-983 (2016)A 65 nm 73 kb SRAM-Based Computing-In-Memory Macro With Dynamic-Sparsity Controlling., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2977-2981 (2022)An Efficient Neuromorphic Implementation of Temporal Coding-Based On-Chip STDP Learning., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (11): 4241-4245 (November 2023)Real-Time Target Tracking System With Spiking Neural Networks Implemented on Neuromorphic Chips., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (4): 1590-1594 (April 2023)A Comparative Study on the Performance and Security Evaluation of Spiking Neural Networks., , , and . IEEE Access, (2022)Key characterization factors of accurate power modeling for FinFET circuits., , , , , and . Sci. China Inf. Sci., 58 (2): 1-13 (2015)