( en | de | ru )

 

Disambiguation of "Nakazawa, Kisaburo"

Author of the publication

copydeleteadd this publication to your clipboard
Esaki Diode High-Speed Logical Circuits.

, , , , , , , , , and . IRE Trans. Electron. Comput., 9 (1): 25-29 (1960)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takeshi Nakazawa

Mario Nakazawa

 

Other publications of authors with the same name

A Tunnel-Diode High-Speed Memory., , , and . IFIP Congress, page 603-607. (1962)Adaptive routing technique on hypercrossbar network and its evaluation., , , , , and . Syst. Comput. Jpn., 27 (4): 55-64 (1996)Evaluation of Pseudo Vector Processor Based on Slide-Windowed Registers., , , , , , and . HICSS (1), page 368-377. IEEE Computer Society, (1994)A superscalar RISC processor with pseudo vector processing feature., , , , , , , and . ICCD, page 102-109. IEEE Computer Society, (1995)Pseudo Vector Processor Based on Register-Windowed Superscalar Pipeline., , , and . SC, page 642-651. IEEE Computer Society, (1992)Very high speed serial and serial-parallel computers HITAC 5020 and 5020E., and . AFIPS Fall Joint Computing Conference (1), page 187-203. ACM, (1964)Esaki Diode High-Speed Logical Circuits., , , , , , , , , and . IRE Trans. Electron. Comput., 9 (1): 25-29 (1960)CP-PACS: A massively parallel processor at the University of Tsukuba., , , , and . Parallel Comput., 25 (13-14): 1635-1661 (1999)Advanced processor design using hardware description language AIDL., , , , and . ASP-DAC, page 387-390. IEEE, (1997)CP-PACS: A Massively Parallel Processor for Large Scale Scientific Calculations., , , and . International Conference on Supercomputing, page 108-115. ACM, (1997)