Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 12-bit 100-MS/s pipelined ADC in 45-nm CMOS., , , , and . ISOCC, page 405-407. IEEE, (2011)A 105.5 dB, 0.49 mm2 Audio ΣΔ modulator using chopper stabilization and fully randomized DWA., , , , and . CICC, page 503-506. IEEE, (2008)A 500-MHz Bandwidth 7.5-mVpp Ripple Power-Amplifier Supply Modulator for RF Polar Transmitters., , , , , , , , and . IEEE J. Solid State Circuits, 53 (6): 1653-1665 (2018)A 550-μW 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction., , , and . IEEE J. Solid State Circuits, 46 (8): 1881-1892 (2011)A 105dB-gain 500MHz-bandwidth 0.1Ω-output-impedance amplifier for an amplitude modulator in 65nm CMOS., , , , , and . ISSCC, page 88-89. IEEE, (2010)A 2.85mW 0.12mm2 1.0V 11-bit 20-MS/s algorithmic ADC in 65nm CMOS., , , , and . ESSCIRC, page 468-471. IEEE, (2009)A 1.2V, 10MHz, low-pass Gm-C filter with Gm-cells based on triode-biased MOS and passive resistor in 0.13μm CMOS technology., , , , , and . CICC, page 195-198. IEEE, (2005)A 10b 25MS/s 4.8mW 0.13um CMOS ADC for Digital Multimedia Broadcasting Applications., , , , , , , , and . CICC, page 497-500. IEEE, (2006)A 550µW 10b 40MS/s SAR ADC with multistep addition-only digital error correction., , , and . CICC, page 1-4. IEEE, (2010)A 4.7mW 0.32mm2 10b 30MS/s Pipelined ADC Without a Front-End S/H in 90nm CMOS., , , , and . ISSCC, page 456-615. IEEE, (2007)