( en | de | ru )

 

Disambiguation of "Moradi, Farshad"

Author of the publication

copydeleteadd this publication to your clipboard
A Platform for Simulation of Crises in Urban Environments.

, , , and . Asia International Conference on Modelling and Simulation, page 320-328. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Farshad Mirhashemi

Alexander Moradi

Hadis Moradi

Babak Moradi

Farshad Foroozan

 

Other publications of authors with the same name

Adaptation of cerebral oxygen metabolism and blood flow and modulation of neurovascular coupling with prolonged stimulation in human visual cortex., and . NeuroImage, (2013)A Psychophysical Approach to the Mechanism of Human Stereovision.. IWANN (1), volume 1606 of Lecture Notes in Computer Science, page 776-785. Springer, (1999)Building a CSCW Infrastructure Utilizing an M&S Architecture and XML., , , and . CDVE, volume 3675 of Lecture Notes in Computer Science, page 1-13. Springer, (2005)Some Ownership Management Issues in Distributed Simulation using HLA/RTI., , and . Scalable Computing: Practice and Experience, (2001)A low-power time-based phase-domain analog-to-digital converter., , , and . ICECS, page 21-24. IEEE, (2016)STT-RAM Energy Reduction Using Self-Referenced Differential Write Termination Technique., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (2): 476-487 (2017)Information coding and oscillatory activity in synfire neural networks with and without inhibitory coupling.. Biol. Cybern., 91 (5): 283-294 (2004)A charge sharing-based switching scheme for SAR ADCs., , , and . Int. J. Circuit Theory Appl., 47 (7): 1188-1198 (2019)A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates., , , and . Integr., (2016)A new write assist technique for SRAM design in 65 nm CMOS technology., , and . Integr., (2015)