Author of the publication

A Delay Measurement Technique Using Signature Registers.

, , , , and . Asian Test Symposium, page 157-162. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Concurrent Core Test for Test Cost Reduction Using Merged Test Set and Scan Tree., and . ICCD, page 143-146. IEEE Computer Society, (2005)Fault Tolerant Design Using Error Correcting Code for Multilayer Neural Networks., and . DFT, page 177-184. IEEE Computer Society, (1994)LLT and LTn Schemes: Error Recovery Schemes in Mobile Environments., , and . PRDC, page 23-. IEEE Computer Society, (1999)Path Delay Fault Test Set for Two-Rail Logic Circuits., and . PRDC, page 347-348. IEEE Computer Society, (2008)Fault-Tolerant Properties of Generalized Hierarchical Completely-Connected Networks., , and . PRDC, page 137-144. IEEE Computer Society, (2002)Generalized Hierarchical Completely-Connected Networks., , and . ISPAN, page 68-73. IEEE Computer Society, (1999)Efficient Test Data Decompression for System-on-a-Chip Using an Embedded FPGA Core., and . DFT, page 503-510. IEEE Computer Society, (2003)Improving the Performance of Feedforward Neural Networks by Noise Injection into Hidden Neurons., and . Journal of Intelligent and Robotic Systems, 21 (2): 103-115 (1998)A Delay Measurement Technique Using Signature Registers., , , , and . Asian Test Symposium, page 157-162. IEEE Computer Society, (2009)A hypercube design on wafer-scale integration., and . Systems and Computers in Japan, 22 (4): 29-40 (1991)