( en | de | ru )

 

Disambiguation of "Lin, Rong"

Author of the publication

copydeleteadd this publication to your clipboard
A Scalable VLSI Architecture for Binary Prefix Sums.

, , , , , and . IPPS/SPDP, page 333-337. IEEE Computer Society, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rong-Hwa Lin

Sen-rong Lin

Lin Lin

Lin Lin

Lin Lin

 

Other publications of authors with the same name

An Empirical Study on the Specification and Selection of Components Using Fuzzy Logic., , , , , and . CBSE, volume 3489 of Lecture Notes in Computer Science, page 155-170. Springer, (2005)A Simple Optimal Parallel Algorithm to Solve the Lowest Common Ancestor Problem., and . ICCI, volume 497 of Lecture Notes in Computer Science, page 455-461. Springer, (1991)Reconfigurable buses with shift switches for fast final additions of parallel multipliers.. PDPTA, page 513-521. CSREA Press, (1997)An Optimal Parallel Matching Algorithm for Cographs., and . J. Parallel Distributed Comput., 22 (1): 26-36 (1994)Prediction of solar wind speed by applying convolutional neural network to potential field source surface (PFSS) magnetograms., , , , , and . CoRR, (2023)Contrastive Learning Framework by Maximizing Mutual Information for Visual Question Answering., and . SPAC, page 483-488. IEEE, (2021)Inner Product Processor Designs Using High-Performance, Non-Binary Logic Circuits.. PDCS, page 345-350. ISCA, (2001)Time-Optimal Multiple Rank Computations on Meshes with Multiple Broadcasting., , , , , , , and . ICPP (3), page 35-38. CRC Press, (1994)A Scalable VLSI Architecture for Binary Prefix Sums., , , , , and . IPPS/SPDP, page 333-337. IEEE Computer Society, (1998)Fast multiplier schemes using large parallel counters and shift switches.. HiPC, page 302-308. IEEE Computer Society, (1997)