( en | de | ru )

 

Disambiguation of "Mutlu, Onur"

Author of the publication

copydeleteadd this publication to your clipboard
Bounding memory interference delay in COTS-based multi-core systems.

, , , , , and . RTAS, page 145-154. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mutlu Kartal

Hilal Onur

Lena Katharina Deniz Onur

Günes Onur

Mutlu Karagül

 

Other publications of authors with the same name

Comparative evaluation of FPGA and ASIC implementations of bufferless and buffered routing algorithms for on-chip networks., , and . ISQED, page 475-484. IEEE, (2015)Common Bonds: MIPS, HPS, Two-Level Branch Prediction, and Compressed Code RISC Processor., , , , , , , , , and 3 other author(s). IEEE Micro, 36 (4): 70-85 (2016)Improving Multi-Application Concurrency Support Within the GPU Memory System., , , , , , , and . CoRR, (2017)Reducing DRAM Latency by Exploiting Design-Induced Latency Variation in Modern DRAM Chips., , , , , , , and . CoRR, (2016)The Blacklisting Memory Scheduler: Balancing Performance, Fairness and Complexity., , , , and . CoRR, (2015)Understanding the effects of wrong-path memory references on processor performance., , , and . WMPI, page 56-64. ACM, (2004)Zwift: A Programming Framework for High Performance Text Analytics on Compressed Data., , , , and . ICS, page 195-206. ACM, (2018)Simultaneous Multi Layer Access: A High Bandwidth and Low Cost 3D-Stacked Memory Interface., , , , and . CoRR, (2015)Predictable Performance and Fairness Through Accurate Slowdown Estimation in Shared Main Memory Systems., , , , and . CoRR, (2018)Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM., , , , , , , , , and . CoRR, (2016)