( en | de | ru )

 

Disambiguation of "Dutt, Nikil D."

Author of the publication

copydeleteadd this publication to your clipboard
High-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules.

, , , and . DAC, page 336-342. ACM Press, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Martha Duttle

Johann Duttlinger

Renate Düttmann

Ludwig Duttka

Martin Dütting

 

Other publications of authors with the same name

A hypergraph-based model for port allocation on multiple-register-file VLIW architectures., , and . Int. J. Parallel Program., 23 (6): 499-513 (1995)Design Methodology for Responsive and Rrobust MIMO Control of Heterogeneous Multicores., , , , , and . IEEE Trans. Multi Scale Comput. Syst., 4 (4): 944-951 (2018)Fast Configurable-Cache Tuning With a Unified Second-Level Cache., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (1): 80-91 (2009)Real-time analysis of resource-constrained distributed systems by simulation-guided model checking., and . SIGBED Rev., 5 (1): 7 (2008)Optimal Application Mapping and Scheduling for Network-on-Chips with Computation in STT-RAM Based Router., , , and . IEEE Trans. Computers, 68 (8): 1174-1189 (2019)NoC-based fault-tolerant cache design in chip multiprocessors., , and . ACM Trans. Embed. Comput. Syst., 13 (3s): 115:1-115:26 (2014)A retargetable framework for instruction-set architecture simulation., , and . ACM Trans. Embed. Comput. Syst., 5 (2): 431-452 (2006)System-level PVT variation-aware power exploration of on-chip communication architectures., , , and . ACM Trans. Design Autom. Electr. Syst., 14 (2): 20:1-20:25 (2009)Post-Quantum Lattice-Based Cryptography Implementations: A Survey., , , , , and . ACM Comput. Surv., 51 (6): 129:1-129:41 (2019)FFT-cache: a flexible fault-tolerant cache architecture for ultra low voltage operation., , and . CASES, page 95-104. ACM, (2011)