( en | de | ru )

 

Disambiguation of "Kim, Nam Sung"

Author of the publication

copydeleteadd this publication to your clipboard
Reevaluating the latency claims of 3D stacked memories.

, , , , , , and . ASP-DAC, page 657-662. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nam-h Kim

Hong-Nam Kim

Nam-Kim Nguyen

Nam-Seog Kim

Kyoung-Nam Kim

 

Other publications of authors with the same name

VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency., , , , and . DAC, page 151:1-151:6. ACM, (2016)Memory scheduling towards high-throughput cooperative heterogeneous computing., , , and . PACT, page 331-342. ACM, (2014)Bit Serializing a Microprocessor for Ultra-low-power., , , and . ISLPED, page 200-205. ACM, (2016)Microarchitectural power modeling techniques for deep sub-micron microprocessors., , , , and . ISLPED, page 212-217. ACM, (2004)The microarchitecture of a low power register file., and . ISLPED, page 384-389. ACM, (2003)Temporal codes in on-chip interconnects., , and . ISLPED, page 1-6. IEEE, (2017)Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation., , , , , , , and . IEEE Micro, 24 (6): 10-20 (2004)Quantitative analysis and optimization techniques for on-chip cache leakage power., , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (10): 1147-1156 (2005)The conversion from similarity for mobile life-log to euclidean distance., , , , and . ICMLC, page 1087-1091. IEEE, (2013)Resilient High-Performance Processors with Spare RIBs., , and . IEEE Micro, 33 (4): 26-34 (2013)