( en | de | ru )

 

Disambiguation of "Chen, Ying-Pei"

Author of the publication

copydeleteadd this publication to your clipboard
Design of an Inter-plane Circuit for Clocked PLAs.

, , , and . VLSI Design, 14 (4): 373-381 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ying Chen

Ying Chen

Ying Chen

Ying Chen

Ying Chen

 

Other publications of authors with the same name

A microworld-based role-playing game development approach to engaging students in interactive, enjoyable, and effective mathematics learning., , , and . Interact. Learn. Environ., 26 (3): 411-423 (2018)A robust visual servo system for tracking an arbitrary-shaped object by a new active contour method., , and . ACC, page 1516-1521. IEEE, (2004)A practical load-optimized VCO design for low-jitter 5 V 500 MHz digital phase-locked loop., , and . ISCAS (2), page 528-531. IEEE, (1999)A Web Likely-word Instant Organizer (WebLio) - Dynamic Hints During Knowledge Collectors Move Mouse Over a Sentence., , and . WEBIST, page 435-438. INSTICC Press, (2009)An IRS-facilitated collective issue-quest approach to enhancing students' learning achievement, self-regulation and collective efficacy in flipped classrooms., and . Br. J. Educ. Technol., 50 (4): 1996-2013 (2019)Interweaving gaming and educational technologies: Clustering and forecasting the trends of game-based learning research by bibliometric and visual analysis., and . Entertain. Comput., (2022)Challenges of measuring software impact through citations: An examination of the lme4 R package., , and . J. Informetrics, 13 (1): 449-461 (2019)Game-Based Language Learning in Technological Contexts: An Integrated Systematic Review and Bibliometric Analysis., , , , , and . Int. J. Online Pedagog. Course Des., 13 (1): 1-25 (2023)A Practical Load-optimized VCO Design for Low-jitter 5V 500 MHz Digital Phase-locked Loop., , and . VLSI Design, 11 (2): 107-113 (2000)An integrated concept mapping and image recognition approach to improving students' scientific inquiry course performance., , and . Br. J. Educ. Technol., 53 (3): 706-727 (2022)