( en | de | ru )

 

Disambiguation of "Dhar, A."

Author of the publication

copydeleteadd this publication to your clipboard
Heat conduction in harmonic and anharmonic lattices

. Abstract Book of the XXIII IUPAP International Conference on Statistical Physics, Genova, Italy, (9-13 July 2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jawaharlal Dhar

Rajkumar Dhar

Asok Dhar

Tulika Dhar

Elavarasi Dharmalingam

Coordination of membran cytoskeleton interactions: role of syndapins and Abp 1 = Koordination von Membran-Zytoskelett-Interaktionen. Uni Jena, (2009)
 

Other publications of authors with the same name

Reversible plasticity, reentrant transitions and heat transport in confined solid strips, , and . Abstract Book of the XXIII IUPAP International Conference on Statistical Physics, Genova, Italy, (9-13 July 2007)Heat conduction in harmonic and anharmonic lattices. Abstract Book of the XXIII IUPAP International Conference on Statistical Physics, Genova, Italy, (9-13 July 2007)Universal properties of fluctuations in phononic heat transfer, and . Abstract Book of the XXIII IUPAP International Conference on Statistical Physics, Genova, Italy, (9-13 July 2007)Multimode EDFA performance in mode-division multiplexed transmission systems., , , , , , , , , and 3 other author(s). OFC/NFOEC, page 1-3. IEEE, (2013)CORDIC Architectures: A Survey., and . VLSI Design, (2010)A VLSI array architecture for realization of DFT, DHT, DCT and DST., , and . Signal Process., 81 (9): 1813-1822 (2001)High Throughput VLSI Architecture for Blackman Windowing in Real Time Spectral Analysis., and . J. Comput., 3 (5): 54-59 (2008)VLSI architecture for parallel radix-4 CORDIC., and . Microprocess. Microsystems, 37 (1): 79-86 (2013)VLSI architecture for low latency radix-4 CORDIC., and . Comput. Electr. Eng., 37 (6): 1032-1042 (2011)Low Latency VLSI Architecture for the Radix-4 CORDIC Algorithm., and . ICIIS, page 1-5. IEEE, (2008)