Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Pattern based runtime voltage emergency prediction: An instruction-aware block sparse compressed sensing approach.

Y. Chen, M. Shintani, T. Sato, Y. Shi, and S. Chang. ASP-DAC, page 543-548. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yiyu Chen

Zhanjun Shi

Jian Shi

Renhu Shi

Huili Shi

Other publications of authors with the same name

Partial Unbalanced Feature Transport for Cross-Modality Cardiac Image Segmentation.S. Dong, Z. Pan, Y. Fu, D. Xu, K. Shi, Q. Yang, Y. Shi, and C. Zhuo. IEEE Trans. Medical Imaging, 42 (6): 1758-1773 (June 2023)Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling.H. Yu, C. Chu, Y. Shi, D. Smart, L. He, and S. Tan. IEEE Trans. Very Large Scale Integr. Syst., 18 (10): 1399-1411 (2010)A Face Alignment Accelerator Based on Optimized Coarse-to-Fine Shape Searching.L. Liu, Q. Wang, W. Zhu, H. Mo, T. Wang, S. Yin, Y. Shi, and S. Wei. IEEE Trans. Circuits Syst. Video Technol., 29 (8): 2467-2481 (2019)VisualNet: An End-to-End Human Visual System Inspired Framework to Reduce Inference Latency of Deep Neural Networks.T. Wang, J. Zhang, J. Xiong, S. Bian, Z. Yan, M. Huang, J. Zhuang, T. Sato, X. Xu, and Y. Shi. IEEE Trans. Computers, 71 (11): 2717-2727 (2022)Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators.W. Jiang, Q. Lou, Z. Yan, L. Yang, J. Hu, X. Hu, and Y. Shi. IEEE Trans. Computers, 70 (4): 595-605 (2021)Demand-Side Management of Domestic Electric Water Heaters Using Approximate Dynamic Programming.K. Al-Jabery, Z. Xu, W. Yu, D. Wunsch, J. Xiong, and Y. Shi. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (5): 775-788 (2017)Through-Silicon Via Fault-Tolerant Clock Networks for 3-D ICs.C. Lung, Y. Su, H. Huang, Y. Shi, and S. Chang. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (7): 1100-1109 (2013)Accelerating Dynamic Time Warping With Memristor-Based Customized Fabrics.X. Xu, F. Lin, A. Wang, X. Yao, Q. Lu, W. Xu, Y. Shi, and Y. Hu. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (4): 729-741 (2018)Efficient Decoupling Capacitance Budgeting Considering Operation and Process Variations.Y. Shi, J. Xiong, C. Liu, and L. He. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (7): 1253-1263 (2008)Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking.U. Tida, C. Zhuo, L. Liu, and Y. Shi. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (2): 281-293 (2020)

BibSonomy

Disambiguation of "Shi, Yiyu"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Pattern based runtime voltage emergency prediction: An instruction-aware block sparse compressed sensing approach.

Please choose a person to relate this publication to

Yiyu Chen

Zhanjun Shi

Jian Shi

Renhu Shi

Huili Shi

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Shi, Yiyu"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Pattern based runtime voltage emergency prediction: An instruction-aware block sparse compressed sensing approach.

Please choose a person to relate this publication to

Yiyu Chen

Zhanjun Shi

Jian Shi

Renhu Shi

Huili Shi

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Pattern based runtime voltage emergency prediction: An instruction-aware block sparse compressed sensing approach.