( en | de | ru )

 

Disambiguation of "Gajski, Daniel D."

Author of the publication

copydeleteadd this publication to your clipboard
100-hour design cycle: a test case.

, , , , and . EURO-DAC, page 144-149. IEEE Computer Society, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

D Böttger

D Carl

D Zeppenfeld

D Zumkeller

D Bruß

 

Other publications of authors with the same name

Youn-Long Steve Lin, , and . Springer, (1992)A transformation-based method for loop folding., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13 (4): 439-450 (1994)Layout placement for sliced architecture., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (1): 102-114 (1992)A performance evaluator for parameterized ASIC architectures., , and . EURO-DAC, page 66-71. IEEE Computer Society, (1994)Incremental hardware estimation during hardware/software functional partitioning., and . IEEE Trans. Very Large Scale Integr. Syst., 3 (3): 459-464 (1995)Accurate timed RTOS model for transaction level modeling., , , and . DATE, page 1333-1336. IEEE Computer Society, (2010)Automatic TLM Generation for Early Validation of Multicore Systems., , , , and . IEEE Des. Test Comput., 28 (3): 10-19 (2011)Computer-aided programming for message-passing systems: problems and solutions., and . Proc. IEEE, 77 (12): 1983-1991 (1989)Electronic System-Level Synthesis Methodologies., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (10): 1517-1530 (2009)New Strategies for System-Level Design.. DDECS, page 15. IEEE Computer Society, (2007)