( en | de | ru )

 

Disambiguation of "Narayanan, Sri Hari Krishna"

Author of the publication

copydeleteadd this publication to your clipboard
Using loop invariants to fight soft errors in data caches.

, , , and . ASP-DAC, page 1317-1320. ACM Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hari Krishna Maganti

Unni Krishna Sri Rama Lingeswar Samavedam

P Narayanan

Hermine Narayanan

Vidya Narayanan

 

Other publications of authors with the same name

ADIC2: Development of a component source transformation system for differentiating C and C++., , and . ICCS, volume 1 of Procedia Computer Science, page 1845-1853. Elsevier, (2010)A Mixed Approach to Adjoint Computation with Algorithmic Differentiation., , and . System Modelling and Optimization, volume 494 of IFIP Advances in Information and Communication Technology, page 331-340. (2015)In-Network Caching for Chip Multiprocessors., , , , and . HiPEAC, volume 5409 of Lecture Notes in Computer Science, page 373-388. Springer, (2009)Efficient computation of derivatives for solving optimization problems in R and Python using SWIG-generated interfaces to ADOL-C., , , and . Optim. Methods Softw., 33 (4-6): 1173-1191 (2018)Improving PyDDA's atmospheric wind retrievals using automatic differentiation and Augmented Lagrangian methods., , , , , , and . SciPy, page 210-216. scipy.org, (2022)Generating Performance Bounds from Source Code., , and . ICPP Workshops, page 197-206. IEEE Computer Society, (2010)Vector Forward Mode Automatic Differentiation on SIMD/SIMT architectures., , , and . ICPP, page 39:1-39:11. ACM, (2020)A Scratch-Pad Memory Aware Dynamic Loop Scheduling Algorithm., , and . ISQED, page 738-743. IEEE Computer Society, (2008)Surrogate Neural Networks to Estimate Parametric Sensitivity of Ocean Models., , , , , , , and . CoRR, (2023)Compiler directed network-on-chip reliability enhancement for chip multiprocessors., , , and . LCTES, page 85-94. ACM, (2010)