( en | de | ru )

 

Disambiguation of "da Costa, Eduardo A. C."

Author of the publication

copydeleteadd this publication to your clipboard
Exploiting architectural solutions for IIR filter architecture with truncation error feedback.

, , , and . LASCAS, page 375-378. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Afonso da Costa

Alvaro Filipe da Costa

Paulo Eduardo Miranda Costa

Stefania Costache

Stephan Costabel

 

Other publications of authors with the same name

Architectural Exploration for Energy-Efficient LMS and NLMS Adaptive Filters VLSI Design., , , , and . NEWCAS, page 1-5. IEEE, (2023)Design of a radix-2m hybrid array multiplier using carry save adder format., , , and . SBCCI, page 172-177. ACM, (2005)Reducing the Hamming distance of encoded FFT twiddle factors using improved heuristic algorithms., , and . LASCAS, page 1-4. IEEE, (2013)The Radix-2m Squared Multiplier., , , , and . ICECS, page 1-4. IEEE, (2020)Exploring Approximate Arithmetic Units for a Power-Efficient Kalman Gain VLSI Design., , , , and . ICECS 2022, page 1-4. IEEE, (2022)Minimum number of operations under a general number representation for digital filter synthesis., , , and . ECCTD, page 252-255. IEEE, (2007)A New Architecture for Signed Radix-2m Pure Array Multipliers., , and . ICCD, page 112-117. IEEE Computer Society, (2002)Optimization of Single-Stage FFT Architectures Using Multiple Constant Multiplication., , , and . SBCCI, page 1-6. IEEE, (2018)Energy-efficient Gaussian filter for image processing using approximate adder circuits., , , and . ICECS, page 450-453. IEEE, (2015)Enhancing a HEVC interpolation filter hardware architecture with efficient adder compressors., , , and . NEWCAS, page 1-4. IEEE, (2015)