( en | de | ru )

 

Disambiguation of "Natsui, Masanori"

Author of the publication

copydeleteadd this publication to your clipboard
Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction.

, , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 50 (2): 476-489 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Natsui, Masanori
add a person with the name Natsui, Masanori
 

Other publications of authors with the same name

Energy-Aware Multiple-Valued Current-Mode Sequential Circuits Using a Completion-Detection Scheme., , , and . IEICE Trans. Inf. Syst., 93-D (8): 2080-2088 (2010)Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing., , , , , , , , and . Proc. IEEE, 104 (10): 1844-1863 (2016)A compact low-power nonvolatile flip-flop using domain-wall-motion-device-based single-ended structure., , , , , , , and . IEICE Electron. Express, 11 (13): 20140296 (2014)Error-Sensitivity-Aware Write-Energy Optimization for an MTJ-Based Binarized Neural Network., , and . ICECS, page 1-4. IEEE, (2023)Context-Based Error Correction Scheme Using Recurrent Neural Network for Resilient and Efficient Intra-Chip Data Transmission., , and . ISMVL, page 72-77. IEEE Computer Society, (2016)Timing-Variation-Aware Multiple-Valued Current-Mode Circuit for a Low-Power Pipelined System., , , and . ISMVL, page 60-65. IEEE Computer Society, (2009)Three-terminal MTJ-based nonvolatile logic circuits with self-terminated writing mechanism for ultra-low-power VLSI processor., , , and . DATE, page 548-553. IEEE, (2017)Scalable serial-configuration scheme for MTJ/MOS-hybrid variation-resilient VLSI system., and . NEWCAS, page 97-100. IEEE, (2012)Fabrication of a MTJ-based multilevel resistor towards process-variaton-resilient logic LSI., and . NEWCAS, page 468. IEEE, (2014)Design of MTJ-Based nonvolatile logic gates for quantized neural networks., , and . Microelectron. J., (2018)