( en | de | ru )

 

Disambiguation of "de Lima, Manoel Eusébio"

Author of the publication

copydeleteadd this publication to your clipboard
Performance and energy consumption analysis of a seismic application for three different architectures intended for oil and gas industry.

, , , and . HiPC, page 386-395. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daiana de Lima Morales

Manoel Luiz Lima Salgado Guimar es

Eusebio Colomer

Isabel Arruda Matheos de Lima

Pedro Milanez de Lima Almeida

 

Other publications of authors with the same name

Hyperspectral Images Clustering on Reconfigurable Hardware Using the K-Means Algorithm., , , , , , , , and . SBCCI, page 99-104. IEEE Computer Society, (2003)An Energy-Aware Exploration Approach Based on Open Software Environment., , , and . IESS, volume 184 of IFIP, page 97-102. Springer, (2005)A left-edge algorithm approach for scheduling and allocation of hardware contexts in dynamically reconfigurable architectures., , and . FPGA, page 259. ACM, (2004)Heuristic for Two-Level Cache Hierarchy Exploration Considering Energy Consumption and Performance., , , and . PATMOS, volume 4148 of Lecture Notes in Computer Science, page 75-83. Springer, (2006)An Optimization Mechanism Intended for Static Power Reduction Using Dual-VthTechnique., , , , , , and . J. Electr. Comput. Eng., (2012)CDFG -Petri Net Temporal Partitioning for Switching Context Applications., , and . SBCCI, page 235-242. IEEE Computer Society, (2002)Performance and energy consumption analysis of a seismic application for three different architectures intended for oil and gas industry., , , and . HiPC, page 386-395. IEEE Computer Society, (2013)A Timed Petri Net Approach for Pre-Runtime Scheduling in Partial and Dynamic Reconfigurable Systems., , , , , and . IPDPS, IEEE Computer Society, (2005)Poster: high performance FPGA-based implementation of the seismic modeling of the RTM algorithm., , , , , , , , , and 1 other author(s). SC Companion, page 41-42. ACM, (2011)An inter-FPGA communication bus with error detection and dynamic clock phase adjustment., , , , , and . J. Braz. Comput. Soc., 21 (1): 12:1-12:11 (2015)