Author of the publication

Bioinspired networks with nanoscale memristive devices that combine the unsupervised and supervised learning approaches.

, , , , , and . NANOARCH, page 203-210. ACM, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Perspectives of racetrack memory based on current-induced domain wall motion: From device to system., , , , , and . ISCAS, page 381-384. IEEE, (2015)Synthesis of Finite State Machines with Magnetic Domain Wall Logic., , , , , , and . ISCAS, page 133-136. IEEE, (2007)Spin-electronics based logic fabrics., , , , , , , and . VLSI-SoC, page 174-179. IEEE, (2013)Magnetic Adder Based on Racetrack Memory., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (6): 1469-1477 (2013)Synchronous 8-bit Non-Volatile Full-Adder based on Spin Transfer Torque Magnetic Tunnel Junction., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (7): 1757-1765 (2015)Ultra-Dense Ring-Shaped Racetrack Memory Cache Design., , , , , , , , , and 2 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (1): 215-225 (2019)Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories., , , , , , , , , and 4 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (2): 443-454 (2014)Synchronous full-adder based on complementary resistive switching memory cells., , , , , , , , , and 3 other author(s). NEWCAS, page 1-4. IEEE, (2013)Embedded MRAM for high-speed computing., , , , , , , , , and 2 other author(s). VLSI-SoC, page 37-42. IEEE, (2011)Implementing Binarized Neural Networks with Magnetoresistive RAM without Error Correction., , , , , , , and . NANOARCH, page 1-5. IEEE, (2019)