( en | de | ru )

 

Disambiguation of "Galayko, Dimitri"

Author of the publication

copydeleteadd this publication to your clipboard
A reconfigurable distributed architecture for clock generation in large many-core SoC.

, , , and . ReCoSoC, page 1-8. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dimitri Barski

Dimitri Hartl

Dimitri Chronopulos

Thomas Dimitri

Dimitri Emeljanenko

 

Other publications of authors with the same name

Electromechanical coupling in electrostatic kinetic energy harvesters., , and . ICECS, page 436-437. IEEE, (2016)SystemC-AMS Modeling of an Electromechanical Harvester of Vibration Energy., and . FDL, page 99-104. IEEE, (2008)Autonomous CMOS Power Management Integrated Circuit for Electrostatic Kinetic Energy Harvesters e-KEH., , , and . ICECS, page 338-341. IEEE, (2019)Optimization and AMS Modeling for Design of an Electrostatic Vibration Energy Harvester's Conditioning Circuit with an Auto-Adaptive Process to the External Vibration Changes, , and . CoRR, (2008)Series-Parallel Charge Pump Conditioning Circuits for Electrostatic Kinetic Energy Harvesting., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (1): 227-240 (2017)Jitter Optimisation in a Generalised All-Digital Phase-Locked Loop Model., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (1): 77-81 (2021)Guest Editorial Special Section on IEEE ICECS 2020., and . IEEE Open J. Circuits Syst., (2021)A CMOS inductor-less PMIC with MPPT and burst control for a 600 μW magnetoelectric transducer., , and . ISCAS, page 1882-1886. IEEE, (2022)Control law synthesis for distributed multi-agent systems: Application to active clock distribution networks., , , , , and . ACC, page 4691-4696. IEEE, (2011)All-Digital Phase-Locked Loop Arrays: Investigation of Synchronisation and Jitter Performance through FPGA Prototyping., , , and . NEWCAS, page 1-4. IEEE, (2019)